Downloads

34 comments:

  1. good blog sir !!! hello sir my project title is "Design and Implementation of 32 Bit Unsigned
    Multiplier Using CLAA and CSLA"please help me sir how to write the code using verilog am trying but something missing......please

    ReplyDelete
  2. sir this Is one of the most usefull blog to VLSI students.My Project title is"A VLSI ARCHITECTURE FOR SPECTRALLY EFFICIENT FDM TRANSMITTER" Please help me in coding sir

    ReplyDelete
    Replies
    1. thank you. i will update on this project soon

      Delete
  3. Good blog for a learner :)

    ReplyDelete
  4. I want to implement the hummingbird algorithm can you please help me out of this??

    ReplyDelete
  5. hello sir.. can i get code for 16*16 array multiplier and 16*16 wallace tree multiplier??

    ReplyDelete
    Replies
    1. sir could you please send me 16*16 array multiplier verilog code my mail id is teja.vlsi@gmail.com
      thank you sir

      Delete
  6. please tell me about differnt types error recovery techniques design

    ReplyDelete
  7. This comment has been removed by the author.

    ReplyDelete
  8. hi sir,
    I want verilog code for ladner-fischer,kogge-stone,brent-kung,han-carlson parallel prefix adders and pipelines parallel adder.please reply me....mail:rajani.bayikadi@gmail.com

    ReplyDelete
    Replies
    1. hey buddy, please check out this link
      http://www.cs.utah.edu/~sbarrus/ i guess you can get it there

      and can you please share me which book is good for reading to understand the concept of prefix adders??
      Thanks
      Srinivas Varma

      Delete
  9. hi sir,
    i want code for pn sequqence generator for ds-cdma communication system.please reply me eethasagar@gmail.com. Thanks in advance.

    ReplyDelete
  10. goodafternoon sir,
    i need code for Fused Floating point Four term Adder. Please sir help me with this code as soon as possible
    Thankyou

    ReplyDelete
  11. sir i'm so much interested in writing verilog code for modified booth multiplier. so please help me at the earliest in this regard.

    ReplyDelete
  12. sir neeed wallace multiplier,boothmultiplier pls update

    ReplyDelete
  13. This comment has been removed by the author.

    ReplyDelete
  14. sir i want code for testing sequential circuit using scan cell design where can i get the code

    ReplyDelete
  15. Sir can you please provide the full working code for 8 point FFT implementation using verilog

    ReplyDelete
  16. Sir this Is one of the most usefull blog to VLSI students.My Project title is"Design and FPGA Implementation of High-Speed,
    Fixed-Latency Serial Transceivers" Please help me in coding sir

    ReplyDelete
  17. verilog code (how to read an image ?)

    ReplyDelete
  18. this is a very good blog and very helpful to my studies

    ReplyDelete
  19. This comment has been removed by the author.

    ReplyDelete
  20. Hi sir, Can you please provide me Verilog code for 16 bit vedic design CLA FIR Filter using Reversible logic gates. Thanking you. E-mail id: remani793@gmail.com

    ReplyDelete
  21. Hi sir, Can you please provide me Verilog code for SPA Flash memory and Interfacing with External SPI Memory. Thanking you. E-mail id: skpnitp@gmail.com

    ReplyDelete
  22. Sir I've been working on project to compare various parameters such as area, power ,delay of various fast adders, please help me how to find out the various parameters in vivado software without using FPGA

    ReplyDelete
  23. Can you get me a code in verilog for 8 bit Han carlson adder

    ReplyDelete
  24. Hi sir, my problem is design of modified booth dadda multiplier using KSA adder, Han Carlson adder and Brent kung adder.. please tell me the level of doing. I'm finding difficulties in doing this project as analysing of block diagram is a big task.. please help me with.
    Thank you

    ReplyDelete
  25. can you get me a code for fpga implementation of three operand binary adder using hybrid full adder

    ReplyDelete
  26. calc_checksum - вычисление контрольной суммы последовательности (xor всех элементов)
    in RESET [1] - сбрасывает сумму в 0
    in IN [5]
    in EN [1] - помечает входы, которые нужно сложить
    out OUT [5]

    ReplyDelete
  27. Hello sir, I want to write a verilog code for ladner fischer parallel prefix adder. can you kindly help me this. email id: prasadguru678@gmail.com

    ReplyDelete
  28. Hello sir, I want to write a code for n-bit ladner fischer parallel prefix adder. Can you please help me the code. my email id is:prasadguru678@gmail.com

    ReplyDelete